Billions of IP in Silicon

Home 9 Position Description – Senior SERDES Circuit Designer

CAREER

Senior SERDES Circuit Designer

Job Description:

In this position you will play a key technical leadership role in developing advanced mixed signal circuits for low power, high-speed, Fin-FET SERDES macro to be used in numerous products from high performance data center SoCs to low power consumer SoCs. You will join a highly collaborative team, and your success will have a significant impact on our products.

Candidate should have an interest in all the “Key Qualifications” listed, and significant experience in some of them.

Key Qualifications:

  • 2 to 7 years of hands on circuit design in high-speed SERDES
  • Knowledge of SERDES circuit architecture
  • Strong understanding of analog design fundamentals
  • Mix signal, analog and digital circuit design in 28nm process and below
  • Analog front-end design for RX
  • Equalization design – CTLE and/or DFE
  • Adaptation algorithms for system level simulations
  • High Speed Clocking
  • TX Serializer and Driver Design
  • Signal Integrity
  • Ability to operate lab equipment such as J-BERT, high-speed scopes, etc
  • Ability to provide customer support

Description:

  • Contribute to the circuit design of advanced Fin-FET SERDES macros
  • Design of different circuit blocks: CTLE, DFE, data samplers, driver, PLL, clocking, CDR, etc
  • Layout supervision and post-layout analysis
  • Design review and documentation
  • Silicon bring-up, debug, and evaluation

Education:
BS required / MS or above preferred in electrical engineering or related field

Contact:
To apply, indicate the Job Title you are interested in and send us your resume on jobs_web@analogbits.com

2020 EVENTS

Analog Bits Event Image

NA Technology Symposium and OIP Ecosystem Forum
Virtual Event Aug 24, 25
Please follow this link to the attendee registration page.

Taiwan Technology Symposium
Virtual Event Aug 25
Please follow this link to the attendee registration page.

Europe Technology Symposium and OIP Ecosystem Forum
Virtual Event Aug 25, 26
Please follow this link to the attendee registration page.

China Technology Symposium
Virtual Event Aug 25
Please follow this link to the attendee registration page.

China OIP Ecosystem Forum
Virtual Event Aug 26
Please follow this link to the attendee registration page.

Japan Technology Symposium
Virtual Event Aug 25

San Jose GTC
Virtual Event Sept 24

Taiwan GTC
Virtual Event Nov 3

China GTC
Virtual Event Nov 5

Munich GTC
Virtual Event Oct 16

Samsung SAFE
Virtual Event Oct 28